Posted on January 22, 2017 at 06:58Hello, I configured in enhanced mode for system clock generation, our input clock is 40Mhz external crystal and need to generate 150Mhz system clock. Since hardware is not supported to check CLKOUT pin for system clock, we configured SCK clock for calculating system clock. In below code used as provided by ST, but we facing a problem in free running the code ( debug port fail) while debugging the code in TRACE32.For below configuration, code is running some exceptional condition. No system clock generation.FMPLL.ESYNCR2.R = 0x00000001;FMPLL.ESYNCR1.R = 0xF005002Dwhile (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */ FMPLL.ESYNCR2.R = 0x00000000;NOTE: For above configuration the parameters values EPREDIV, ERFD and EMFD is not satisfying for 150Mhz system clock generation if we substitute in enhanced mode formula. Im confused!!!!! In below code used as provided by ST, but we facing a problem in free running the code ( debug port fail) while debugging the code in TRACE32. For below configuration, code is running some exceptional condition. No system clock generation. FMPLL.ESYNCR2.R = 0x00000000; FMPLL.ESYNCR1.R = 0xF005002D; while (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */ FMPLL.ESYNCR2.R = 0x00000000; In below code we referred reference manual of SPC564A80B4. Here we not facing problem debug port fail. The code is free running in debug condition.For below configuration, system clock is 72MhzFMPLL.ESYNCR2.R = 0x00000001;FMPLL.ESYNCR1.R = 0xF005002Dwhile (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */ FMPLL.ESYNCR1.R |= 0x70000000; In below code we referred reference manual of SPC564A80B4, but we facing a problem in free running the code ( debug port fail) while debugging the code in TRACE32.For below configuration, system clock is 150Mhz.FMPLL.ESYNCR2.R = 0x00000000;FMPLL.ESYNCR1.R = 0xF005002Dwhile (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */ FMPLL.ESYNCR1.R |= 0x70000000;Please do needful and give us solution resolve this issue, the project is in critical condition. If any documents related to issue please do share to my ID below mentioned.Regards Mahesh chamarajaOffice ID : mailto:mahesh.chamaraja@kpit.comPhone No : +917259205624##clock ##spc56 ##fmpll

Associate II

Solved

Im working for bootloader on SPC564A80B4. Facing issues in system clock generation

Forum|Forum|9 years ago
January 22, 2017
11 replies
5580 views

Posted on January 22, 2017 at 06:58

Hello, I configured in enhanced mode for system clock generation, our input clock is 40Mhz external crystal and need to generate 150Mhz system clock. Since hardware is not supported to check CLKOUT pin for system clock, we configured SCK clock for calculating system clock.

In below code used as provided by ST, but we facing a problem in free running the code ( debug port fail) while debugging the code in TRACE32.
For below configuration, code is running some exceptional condition. No system clock generation.
FMPLL.ESYNCR2.R = 0x00000001;
FMPLL.ESYNCR1.R = 0xF005002D
while (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */
FMPLL.ESYNCR2.R = 0x00000000;

NOTE: For above configuration the parameters values EPREDIV, ERFD and EMFD is not satisfying for 150Mhz system clock generation if we substitute in enhanced mode formula. Im confused!!!!!

In below code used as provided by ST, but we facing a problem in free running the code ( debug port fail) while debugging the code in TRACE32.
For below configuration, code is running some exceptional condition. No system clock generation.
FMPLL.ESYNCR2.R = 0x00000000;
FMPLL.ESYNCR1.R = 0xF005002D;
while (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */
FMPLL.ESYNCR2.R = 0x00000000;

In below code we referred reference manual of SPC564A80B4. Here we not facing problem debug port fail. The code is free running in debug condition.
For below configuration, system clock is 72Mhz
FMPLL.ESYNCR2.R = 0x00000001;
FMPLL.ESYNCR1.R = 0xF005002D
while (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */
FMPLL.ESYNCR1.R |= 0x70000000;

In below code we referred reference manual of SPC564A80B4, but we facing a problem in free running the code ( debug port fail) while debugging the code in TRACE32.
For below configuration, system clock is 150Mhz.
FMPLL.ESYNCR2.R = 0x00000000;
FMPLL.ESYNCR1.R = 0xF005002D
while (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */
FMPLL.ESYNCR1.R |= 0x70000000;

Please do needful and give us solution resolve this issue, the project is in critical condition. If any documents related to issue please do share to my ID below mentioned.

Regards

Mahesh chamaraja

Office ID :

mailto:mahesh.chamaraja@kpit.com

Phone No : +917259205624

##clock ##spc56 ##fmpll

RCC

This topic has been closed for replies.

Best answer by Erwan YVIN

Posted on February 21, 2017 at 10:41

Hello Mahesh ,

sorry the RM is not cleared

You should respect some steps

Step 1

Support for 50MHz system clock generation

The oscillator and PLL support generation of a 150 MHz system clock while using the 40 MHz crystal required for FlexRay operation. A possible PLL configuration is shown below: �?

Input clock (crystal frequency): 40 MHz

�? EPREDIV/IDF divider = /8 (1–15 range supported) �? EMFD/NDIV loop divider = 80 (32–96 supported) �? VCO clock out = 300 MHz (256–512 MHz range supported) �? ERFD/ODF output divider = /2 (/2, /4, /8, /16 supported) �? SYSDIV divider = /1 (/1, /2, /4, /8, /16 supported) �? System clock = 50 MHz

Step 2

wait for Lock the PLL

Step 3

Support for 50MHz system clock generation

The oscillator and PLL support generation of a 150 MHz system clock while using the 40 MHz crystal required for FlexRay operation. A possible PLL configuration is shown below: �?

Input clock (crystal frequency): 40 MHz

�? EPREDIV/IDF divider = /8 (1–15 range supported) �? EMFD/NDIV loop divider = 60 (32–96 supported) �? VCO clock out = 300 MHz (256–512 MHz range supported) �? ERFD/ODF output divider = /2 (/2, /4, /8, /16 supported) �? SYSDIV divider = /1 (/1, /2, /4, /8, /16 supported) �?

System clock = 150 MHz

Step 4

wait for Lock the PLL

==> It is ok for my side

/**
 * @brief SPC563 clocks and PLL initialization.
 * @note All the involved constants come from the file @Community memberoard.h and
 * @p hal_lld.h
 * @note This function must be invoked only after the system reset.
 *
 * @special
 */
void spc_clock_init(void) {

#if !SPC5_NO_INIT
 /* PLL activation.*/
 FMPLL.ESYNCR1.B.EMODE = 1; /* Enhanced mode on. */
 FMPLL.ESYNCR1.B.CLKCFG &= 1; /* Bypass mode, PLL off.*/
#if !SPC5_CLK_BYPASS
 FMPLL.ESYNCR1.B.CLKCFG |= 2; /* PLL on. */
 FMPLL.ESYNCR1.B.EPREDIV = SPC5_CLK_PREDIV;
 FMPLL.ESYNCR1.B.EMFD = SPC5_CLK_MFD;
 FMPLL.ESYNCR2.B.ERFD = SPC5_CLK_RFD;
 while (!FMPLL.SYNSR.B.LOCK)
 ;
 FMPLL.ESYNCR1.B.EMFD = 60;
 while (!FMPLL.SYNSR.B.LOCK)
 ;
 FMPLL.ESYNCR1.B.CLKCFG |= 4; /* Clock from the PLL. */
#endif /* !SPC5_CLK_BYPASS */
 /* SYS Clock Divider setting.*/
#if (SPC5_SIU_SYSDIV_BYPASS == TRUE)
 SIU.SYSDIV.B.BYPASS = 1U;
#else
 SIU.SYSDIV.B.BYPASS = 0U;
 SIU.SYSDIV.B.SYSCLKDIV = (uint8_t)SPC5_SIU_SYSDIV_SYSCLKDIV;
#endif
 /* Setting up RAM/Flash wait states and the prefetching bits.*/
 ECSM.MUDCR.R = SPC5_RAM_WS;
 FLASH_A.BIUCR.R = SPC5_FLASH_BIUCR | SPC5_FLASH_WS;
 FLASH_A.BIUCR2.R = 0;
#if !defined(_SPC564A70_)
 /* The second controller is only present in Andorra 3M or 4M.*/
 FLASH_B.BIUCR.R = SPC5_FLASH_BIUCR | SPC5_FLASH_WS;
 FLASH_B.BIUCR2.R = 0;
#endif /* !defined(_SPC564A70_) */
 /* CAN Clock Divider setting.*/
 SIU.SYSDIV.B.CAN_SRC = (uint8_t)SPC5_SIU_SYSDIV_CAN_SRC; 
#endif /* !SPC5_NO_INIT */
}
�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?

Best regards

Erwab

Erwan YVIN

ST Employee

Posted on January 24, 2017 at 14:46

Hello Mahesh ,

ESYNCR2 is often used in order to set the Enhanced reduced frequency Divider

Enhanced reduced frequency divider

This 2-bit field controls a divider at the output of the FMPLL. The value specified by the ERFD bits

establishes the division factor applied to the FMPLL frequency.

00 Divide by 2

01 Divide by 4

10 Divide by 8

11 Divide by 16

You have to check if the different transition is going respect on the supported range.

Input clock frequency range from 4 MHz to 20 or 40 MHz(p) before the predivider, and
from 4 MHz to 16 MHz after the predivider
Voltage controlled oscillator (VCO) range from 256 MHz to 512 MHz
VCO free-running frequency range from 25 MHz to 125 MHz

You can use SPC5Studio (SPC564A80B4 ClockTree) and enter your own values :

Take any application from Application Wizard

Best regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on January 25, 2017 at 05:53

Hellow Erwan,

Clock configuration :

FMPLL.ESYNCR2.R = 0x00000001;/*ERFD->2*/

FMPLL.ESYNCR1.R = 0xF007003C;/*EPREDIV->8,EMFD->60*/

while (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */

FMPLL.ESYNCR1. R |= 0x70000000;/*Again configured normal mode with crystal reference*/

I got system clock 74.88Mhz, verified system frequency by generating SCK frequency

Mahesh ChamarajaAuthor

Associate II

Posted on January 25, 2017 at 06:02

Hello Erwan,

Clock configuration we following :

ECSM.MUDCR.R = 0x40000000; /* 1 SRAM waitstate for fsys above 98MHz */

FMPLL.ESYNCR2.R = 0x00000001;/*ERFD->2*/

FMPLL.ESYNCR1.R = 0xF007003C;/*Enhanced mode, EPREDIV->8, EMFD->60*/

while (FMPLL.SYNSR.B.LOCK != 1) {}; /* Wait for FMPLL to LOCK */

FMPLL.ESYNCR1. R |= 0x70000000;/*Again configured normal mode with crystal reference*/

SYSDIV if bypassed (divide by 1).

I got system clock 74.88Mhz, verified system frequency by generating SCK frequency since hardware not supported to check.

Please suggest any modification in configuration of crystal. Any information you need let me know.

Regards and thanks

Mahesh

Erwan YVIN

ST Employee

Posted on January 25, 2017 at 11:20

According to your configuration ,

Indeed your sysclock should be 75 MHz

do you want 150MHz ?

According to the RM, MPLL.ESYNCR2.R = 0x00000001;/*ERFD->2*/ ==> 75 Mhz

According to the RM, MPLL.ESYNCR2.R = 0x00000000;/*ERFD->1*/ ==> 150 Mhz is correct too.

should be correct.

I am checking your configuration with PLS Debugger and with a basic Test Application

Best Regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on January 25, 2017 at 14:47

Exactly you are right:

ESYNCR2.R=0x00000001;/*75Mhz & code free running under debugging condition in

TRACE32

*/

ESYNCR2.R=0x00000000;/*150Mhz, But in this case free running not happening Im facing debug port fail in TRACE32 */

Im suspecting is that initialisation of clock its not proper? or else we meeting system frequency which cause this type of error(debug port fail)?

Regards and Thanks

Mahesh

Erwan YVIN

ST Employee

Posted on January 25, 2017 at 14:59

Hello Manesh ,

Your clock configuration is good.

I have tried with PLS Environment & SPC5STudio 5.0 with SPC564A70L7

it is ok , no problem with flash , debug.

You should focus your investigation on TRACE32 / LAUTECHBACH.

I am checking with an other team which uses TRACE32.

Best regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on January 25, 2017 at 15:11

Hello Erwan,

Thank you for quick response.

Do you suspect any mistake in code or configuration other than OSC? We using one millisec timer and internal watchdog thats all.

Erwan can you help us on issue we are facing FlexRay communication driver development. I posted it please check this issue is blocking our further development.

Regards

Erwan

Erwan YVIN

ST Employee

Posted on January 26, 2017 at 17:22

Hello Manesh ,

1 ms timer and internal Watchdog are not a problem

regularly in SPC5Studio and SPC56 Family, we use 1ms tick timer on PIT (Chibios , NIL and Os-Less)

For the debugger , you should disable the Watchdog before connect on PLS

TRace32 it should be the same.

// disable watchdog

SET SWT_SR 0xC520

SET SWT_SR 0xD928

SET SWT_CR 0xFF00000A

For FlexRay, you should take care of the clock and the status error of the Flexray controller.

https://community.st.com/0D50X00009XkYOzSAN

Best Regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on January 27, 2017 at 09:31

Hello Erwan,

I tried with disabling watchdog, I getting same frequency 74.88Mhz.

I confused why free running in not happening and we get error debug port fail if I alter

ESYNCR2.R=0x00000001; to

ESYNCR2.R=0x00000000;.

Regards

Mahesh

Erwan YVIN

ST Employee

Posted on January 31, 2017 at 09:43

Hello Mahesh ,

For this , you should contact TRACE32 Lauterbach in parallel.

I have no issue with PLS UDE using your configuration

See my clock configuration below

/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/**
 * @brief Disables the clocks initialization.
 */
#if !defined(SPC5_NO_INIT) || defined(__DOXYGEN__)
#define SPC5_NO_INIT FALSE
#endif
/**
 * @brief Clock bypass.
 * @note If set to @p TRUE then the PLL is not started and initialized, the
 * external clock is used as-is and the other clock-related settings
 * are ignored.
 */
#if !defined(SPC5_CLK_BYPASS) || defined(__DOXYGEN__)
#define SPC5_CLK_BYPASS FALSE
#endif
/**
 * @brief Disables the overclock checks.
 */
#if !defined(SPC5_ALLOW_OVERCLOCK) || defined(__DOXYGEN__)
#define SPC5_ALLOW_OVERCLOCK FALSE
#endif
/**
 * @brief External clock pre-divider.
 * @note Must be in range 1...
 */
#if !defined(SPC5_CLK_PREDIV_VALUE) || defined(__DOXYGEN__)
#define SPC5_CLK_PREDIV_VALUE 2U
#endif
/**
 * @brief Multiplication factor divider.
 * @note Must be in range ..
 */
#if !defined(SPC5_CLK_MFD_VALUE) || defined(__DOXYGEN__)
#define SPC5_CLK_MFD_VALUE 75U
#endif
/**
 * @brief Reduced frequency divider.
 */
#if !defined(SPC5_CLK_RFD) || defined(__DOXYGEN__)
#define SPC5_CLK_RFD RFD_DIV2
#endif�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?
/**
 * @brief SPC563 clocks and PLL initialization.
 * @note This function must be invoked only after the system reset.
 *
 * @special
 */
void spc_clock_init(void) {
#if (SPC5_NO_INIT == FALSE)
 /* PLL activation.*/
 FMPLL.ESYNCR1.B.EMODE = 1; /* Enhanced mode on. */
 FMPLL.ESYNCR1.B.CLKCFG &= 1U; /* Bypass mode, PLL off.*/
#if (SPC5_CLK_BYPASS == FALSE)
 FMPLL.ESYNCR1.B.CLKCFG |= 2U; /* PLL on. */
 FMPLL.ESYNCR1.B.EPREDIV = (uint8_t)SPC5_CLK_PREDIV;
 FMPLL.ESYNCR1.B.EMFD = SPC5_CLK_MFD;
 FMPLL.ESYNCR2.B.ERFD = SPC5_CLK_RFD;
 while (FMPLL.SYNSR.B.LOCK == 0U) {
 }
 FMPLL.ESYNCR1.B.CLKCFG |= 4U; /* Clock from the PLL. */
#endif /* !SPC5_CLK_BYPASS */
/* SYS Clock Divider setting.*/
#if (SPC5_SIU_SYSDIV_BYPASS == TRUE)
 SIU.SYSDIV.B.BYPASS = 1U;
#else
 SIU.SYSDIV.B.BYPASS = 0U;
 SIU.SYSDIV.B.SYSCLKDIV = (uint8_t)SPC5_SIU_SYSDIV_SYSCLKDIV;
#endif
/* Setting up RAM/Flash wait states and the prefetching bits.*/
 ECSM.MUDCR.R = SPC5_RAM_WS;
 FLASH_A.BIUCR.R = SPC5_FLASH_BIUCR | SPC5_FLASH_WS;
 FLASH_A.BIUCR2.R = 0;
#if !defined(_SPC564A70_)
 /* The second controller is only present in Andorra 3M or 4M.*/
 FLASH_B.BIUCR.R = SPC5_FLASH_BIUCR | SPC5_FLASH_WS;
 FLASH_B.BIUCR2.R = 0;
#endif /* !defined(_SPC564A70_) */
#endif /* !SPC5_NO_INIT */
}�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?�?

Best regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on January 31, 2017 at 15:39

Hello Erwan,

Still I facing same problem debug port fail that to only main function and PLL initialisation in my code.

One more important thing i reduced PLL from 150Mhz to 137Mhz, its working fine. why these changes making impact?

Regards

Mahesh

Erwan YVIN

ST Employee

Posted on February 01, 2017 at 17:04

Hello ,

Have you contacted TRACE32 Lautechbach ppc ?

I have A70L7 Discovery Board and Mini-Module A70L7.

No Pb on 150Mhz

Did you try my clock configuration by using the Bit Configuration not a Full Registers setting ?

(cf Last Screenshot)

Best regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on February 02, 2017 at 04:41

Hello,

If I reduce PLL clock frequency, I'm able to achieve free running. Since even I tried with different setting and on different lauterbach setup .

I think no problem with Lauterbach

Regards

Mahesh

Erwan YVIN

ST Employee

Posted on February 01, 2017 at 17:15

you should assert EMODE and program EPREDIV / EMFD by bits

Otherwise the PLL can not locked

Could you respect 1) 2) 3) 4) ?

Best regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on February 02, 2017 at 04:48

Hello Erwan,

Yes above steps i followed to program the FMPLL and engage normal mode but '3rd' point not configured, frequency modulation not required.

Regards

Mahesh

Erwan YVIN

ST Employee

Posted on February 02, 2017 at 09:53

Hello Mahesh ,

Could you send me your clock configuration ?

The first configuration is not correct.

You have asserted your clock by full registers not by bits.

Best regards

Erwan

Mahesh ChamarajaAuthor

Associate II

Posted on February 02, 2017 at 13:44

Hello Erwan,

Please check our clock configuration. Mhz

Regards

Mahesh

Mahesh ChamarajaAuthor

Associate II

Posted on February 09, 2017 at 07:44

Hello Erwan,

I'm waiting for reply. check above clock settings.

Best regards

Mahesh

Show more replies

Sign up

Login with SSO

Login to the community

Login with SSO

Scanning file for viruses.

This file cannot be downloaded