Hello, I am working with STM32WLE5CC and using the LSCO output (configured via HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI), source = LSI) to observe the low‑speed clock externally. In my application: LSI is used as the RTC clock source RTC is used as the wake‑up source from Stop2 mode RTC is configured in binary‑only mode AsynchPrediv = 30 Wake‑up period = 5 seconds According to RM0461: “The clock on LSCO is available in Run, Stop, Standby and Shutdown modes.” “In Stop 2 mode, all I/O pins keep the same state as in the Run mode.” This observation is independent of RF RX/TX activity and refers only to the Run ↔ Stop2 transition. However, on hardware I observe the following behavior: When transitioning from Run → Stop2, the LSCO pin stops toggling for a short time (~104 µs), then resumes. When transitioning from Stop2 → Run, the LSCO pin stops toggling for a longer time (~530 µs) before toggling again. This occurs even though: LSCO is enabled LSI remains enabled RTC wake‑up from Stop2 works correctly GPIO configuration is unchanged Once the device is fully in Run or Stop2 steady state, LSCO toggles correctly. My questions Is this temporary loss or static behavior of LSCO during Run ↔ Stop2 transitions expected by design on STM32WLE5? Is LSCO pin driving not guaranteed during Stop2 entry/exit sequencing, even though LSCO is available in steady‑state Run and Stop2 modes? Is there any official ST documentation, application note, or clarification that describes LSCO behavior during low‑power mode transitions (as opposed to steady states)? Any clarification from ST on the intended electrical behavior of LSCO during Stop2 transitions would be very helpful. Thank you.

Explorer

Question

STM32WLE5: LSCO pin behavior during Run ↔ Stop2 mode transitions

Hello,

I am working with STM32WLE5CC and using the LSCO output

(configured via HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI), source = LSI)

to observe the low‑speed clock externally.

In my application:

According to RM0461:

This observation is independent of RF RX/TX activity and refers only to the Run ↔ Stop2 transition.

However, on hardware I observe the following behavior:

When transitioning from Run → Stop2, the LSCO pin stops toggling for a short time (~104 µs), then resumes.
When transitioning from Stop2 → Run, the LSCO pin stops toggling for a longer time (~530 µs) before toggling again.

This occurs even though:

Once the device is fully in Run or Stop2 steady state, LSCO toggles correctly.

Is this temporary loss or static behavior of LSCO during Run ↔ Stop2 transitions expected by design on STM32WLE5?
Is LSCO pin driving not guaranteed during Stop2 entry/exit sequencing, even though LSCO is available in steady‑state Run and Stop2 modes?
Is there any official ST documentation, application note, or clarification that describes LSCO behavior during low‑power mode transitions (as opposed to steady states)?

Any clarification from ST on the intended electrical behavior of LSCO during Stop2 transitions would be very helpful.

Thank you.