IMHO, defining exception vector in this way is not very useful. It is instruction expected at exception address (branch to exception routine or loading PC with exception routine address)...
Loop in a exception vector location is a quite good method.
Thus any registers do not change from moment of exception and with help JTAG it is easier to identify a place and the reason of exception occurrence (IMHO :D )