Hello Experts,I'm using the STM32L476 in one of my projects, with the main system powered at 3.3V (VDD), and a 1.55V coin cell (Murata SR621SW) connected to VBAT for RTC backup.The tamper pin (PC13) is connected to a normally closed (NC) anti-tamper switch, which means the circuit is only open when the enclosure is physically closed. I've configured the tamper detection in level detection mode with the following settings: Sampling frequency: 1 Hz Precharge duration: 8 cycles External capacitor: 1.8 nF Trigger on: Low levelMy concern is about the behavior of the RTC and tamper detection circuitry during a power-down event — for instance, due to a brownout or complete power loss. I’ve set the Brown-Out Reset (BOR) level to Level 4.In such a scenario, when VDD drops and the RTC switches over to VBAT (1.55V), is there any risk of a false tamper detection being triggered because of the voltage transition? I want to make sure the switch from VDD to VBAT doesn't inadvertently cause a spurious tamper event.

Associate

Question

STM32L476 Tamper Detection – False Trigger Risk During VDD to VBAT Transition?

Forum|Forum|11 months ago
June 10, 2025
3 replies
384 views

Hello Experts,

I'm using the STM32L476 in one of my projects, with the main system powered at 3.3V (VDD), and a 1.55V coin cell (Murata SR621SW) connected to VBAT for RTC backup.

The tamper pin (PC13) is connected to a normally closed (NC) anti-tamper switch, which means the circuit is only open when the enclosure is physically closed. I've configured the tamper detection in level detection mode with the following settings:

Sampling frequency: 1 Hz
Precharge duration: 8 cycles
External capacitor: 1.8 nF
Trigger on: Low level

My concern is about the behavior of the RTC and tamper detection circuitry during a power-down event — for instance, due to a brownout or complete power loss. I’ve set the Brown-Out Reset (BOR) level to Level 4.

In such a scenario, when VDD drops and the RTC switches over to VBAT (1.55V), is there any risk of a false tamper detection being triggered because of the voltage transition? I want to make sure the switch from VDD to VBAT doesn't inadvertently cause a spurious tamper event.