Bus sharing

-Hi, wanted to know, how to go about having a parallel bus shared by microcontroller and fpga.

-fpga and microcontroller both r/w from external sram over the same bus.

1. What should be the configs for microcontroller : fsmc in memory to memory with DMA2 burst?

2. Will fpga and microcontroller both be masters in the bus. how can writing only 1 device is handled?

please check

This topic has been closed for replies.

Best answer by Tesla DeLorean

The MCU isn't going to share or arbitrate the bus.

Put whatever logic you need to manage things in the FPGA

Graduate

I'm reading about fsmc, parallelly wanted to know about the implementation from experts.

Also the idea is to directly pass sram data to lcd (on a different interface) rather than having whole data in internal memory.

Graduate II

The MCU isn't going to share or arbitrate the bus.

Put whatever logic you need to manage things in the FPGA

Graduate

Thanks. Does arbitration in FPGA double the I/O's requirement for parallel bus?

Please can I know any reference diagram

Graduate

Closing this thread.... Will try soon and come up with queries soon...

Sign up