Skip to main content
VMiki.1
Associate II
November 13, 2020
Question

SPC5 Timebase Example?

  • November 13, 2020
  • 3 replies
  • 1073 views

Specifically for the SPC58 -- although it looks like the 56/57 share the same registers. I've reviewed the documentation for the time base registers (TBU/TBL) and have made an attempt to enable it. Leaving the timebase clock (SEL_TBCLK) at the processor clock the documentation indicates I should enable the timebase by writing 0x1 to HID0[TBEN].

I've applied the the required syncronization before and after the mtspr instruction (HID is SPR 1008). HID0[TBEN] continues to indicate it is not enabled and the TBL/TBU registers are inaccessible. I can toggle on the ICR bit (or many others in the HID0 register), but TBEN continues to elude me.

What basic requirement am I missing?

Thanks

    This topic has been closed for replies.

    3 replies

    Giuseppe DI-GIORE
    ST Employee
    November 19, 2020

    Hello,

    which device are you using ?

    please could you specify the complete part number ?

    Regards,

    Giuseppe

    VMiki.1
    VMiki.1Author
    Associate II
    November 23, 2020

    Hello,

    I'm using the SPC58EC-DISP discovery kit w/ the SPC58EC80E MCU.

    Thanks

    ZDimi.1
    Visitor II
    February 20, 2021

    Hello,

    I am facing similar problem here. Using: SPC58EC80C3

    Seems like Timebase is or disabled or not implemented on this device.

    How an user may identify which set of HW resources is implemented on particular SPC58?

    (The method of trial and error - excluded)

    Thank you in advance!